|
HOME
|
ABOUT
|
ARTICLES
|
ACK
|
FEEDBACK
|
TOC
|
LINKS
|
BLOG
|
JOBS
|
Tutorials
SystemVerilog
Verification
Constructs
Interface
OOPS
Randomization
Functional Coverage
Assertion
DPI
UVM Tutorial
VMM Tutorial
OVM Tutorial
Easy Labs : SV
Easy Labs : UVM
Easy Labs : OVM
Easy Labs : VMM
AVM Switch TB
VMM Ethernet sample
Verilog
Verification
Verilog Switch TB
Basic Constructs
OpenVera
Constructs
Switch TB
RVM Switch TB
RVM Ethernet sample
Specman E
Interview Questions
TEST YOUR VERILOG SKILLS 3
(Q
i
39)
o
e
i
What
o
is
q
the
r
e
difference
i
between
o
q
j
static
r
e
function
i
and
o
automatic
q
function?
Ans:
Automatic
i
function
o
e
local
i
variables
o
Can
q
not
r
e
seen
i
in
o
q
j
wave
r
e
form
i
viewer.
We
i
cannot
o
e
use
i
$Monitor
o
and
q
$strobe
r
e
on
i
local
o
q
j
variables
r
e
also
i
.
(Q
i
40)
o
e
i
What
o
is
q
the
r
e
difference
i
between
o
q
j
static
r
e
task
i
and
o
automatic
q
task?
(Q
i
41)
o
e
What
i
is
o
advantage
q
of
r
e
wand
i
and
o
q
j
wor
r
e
over
i
wire
o
?
www.testbench.in
Ans:
It
i
support
o
e
Technology-dependent
i
logic
o
conflict
q
resolution
r
e
.
i
wired-AND
i
for
o
e
open
i
collector
wired-OR
i
for
o
e
ECL
(Q
i
42)
o
e
Identify
i
the
o
error
q
in
r
e
the
i
following
o
q
j
code.
a
[
7
:
0
]
i
=
o
e
{
4
{
'b10
}};
.....w.....w......w......t.....e.....s.....t......b.....e.....n.....c.....h......i.....n
(Q
i
43)
o
e
What
i
is
o
the
q
difference
r
e
between
i
&&
o
q
j
and
r
e
&,
i
if
o
any?
www.testbench.in
(Q
i
44)
o
e
Is
i
it
o
synthesysable
q
?
always
i
@(
negedge
o
e
clk
i
or
o
rst
)
(Q
i
45)
o
e
What
i
is
o
the
q
difference
r
e
between
i
initial
o
q
j
and
r
e
always
i
block?
Ans:
NOTE:
i
Initial
o
e
block
i
can
o
also
q
be
r
e
synthesized.
i
Ref
o
q
j
to
r
e
IEEE
i
Verilog
o
Synthesis
q
slandered.
(Q
i
46)
o
e
what
i
is
o
the
q
difference
r
e
between
i
$stop
o
q
j
and
r
e
$finish
i
task
o
functions?
www.testbench.in
(Q
i
47)
o
e
Difference
i
between
o
parameter
q
and
r
e
define
i
?
(Q
i
48)
o
e
i
What
o
the
q
difference
r
e
between
i
the
o
q
j
following
r
e
two
i
statements?
@(
i
val
o
e
==
i
2
)
wait
(
val
i
==
o
e
2
)
(Q
i
49)
o
e
What
i
are
o
the
q
difference
r
e
while
i
specifying
o
q
j
the
r
e
parameters
i
using
o
the
q
defparam construct
z
vs.
u
y
specifying
e
o
during
z
x
instantiation?
.....w.....w......w......t.....e.....s.....t......b.....e.....n.....c.....h......i.....n
(Q
i
50)
o
e
i
Difference
o
between
q
Vectored
r
e
and
i
scalared
o
q
j
nets?
www.testbench.in
(Q
i
51)
o
e
i
Difference
o
bw
q
real
r
e
and
i
realtime
o
q
j
?
(Q
i
52)
o
e
i
what
o
is
q
the
r
e
difference
i
between
o
q
j
arthamatic
r
e
and
i
logical
o
shift
q
register?
(Q
i
53)
o
e
i
What
o
is
q
the
r
e
difference
i
bw
o
q
j
following
r
e
two
i
registers??
reg
i
[
1
:
n
]
o
e
rega
;
i
//
o
An
q
n-bit
r
e
register
i
is
o
q
j
not
r
e
the
i
same
reg
i
mema
o
e
[
1
:
n
];
i
//
o
as
q
a
r
e
memory
i
of
o
q
j
n
r
e
1-bit
i
registers
www.testbench.in
(Q
i
54)
o
e
i
How
o
the
q
above
r
e
two
i
are
o
q
j
handled
r
e
in
i
o
assignments,
q
ports,functions and
z
task
u
y
?
(Q
i
55)
o
e
i
What
o
is
q
the
r
e
difference
i
between
o
q
j
parameters
r
e
and
i
specparams?
(Q
i
56)
o
e
Is
i
it
o
possible
q
to
r
e
synthesize
i
for
o
q
j
loop
r
e
?
Ans:
.....w.....w......w......t.....e.....s.....t......b.....e.....n.....c.....h......i.....n
for
i
loop
o
e
with
i
fixed
o
limits
q
can
r
e
be
i
o
q
j
Synthesized
r
e
(Q
i
57)
o
e
How
i
is
o
time
q
advanced
r
e
in
i
a
o
q
j
simulation?
www.testbench.in
(Q
i
58)
o
e
Name
i
three
o
methods
q
of
r
e
timing
i
control?
(Q
i
59)
o
e
What
i
is
o
behavioral
q
modeling
r
e
used
i
for?
(Q
i
60)
o
e
How
i
do
o
you
q
define
r
e
the
i
states
o
q
j
for
r
e
an
i
FSM?
(Q
i
61)
o
e
i
What
o
is
q
the
r
e
difference
i
between
o
q
j
force
r
e
release
i
and
o
assign
q
deassign?
(Q
i
62)
o
e
i
What
o
is
q
the
r
e
difference
i
between
o
q
j
posedge
r
e
and
i
negedge?
o
www.testbench.in
And
:
A
i
negedge
o
e
shall
i
be
o
detected
q
on
r
e
the
i
transition
o
q
j
from
r
e
1
i
to
o
x,
q
z, or
z
0,
u
y
and
e
o
from
z
x
x or z to 0 where as posedge shall be detected on the transition from 0 to x, z, or 1, and from x or z to 1
(Q
i
63)
o
e
i
what
o
is
q
the
r
e
difference
i
between
o
q
j
$display
r
e
and
i
$write?
Ans:
i
The
i
two
o
e
sets
i
of
o
tasks
q
are
r
e
identical
i
except
o
q
j
that
r
e
$display
i
automatically
o
adds
q
a newline
z
character
u
y
to
e
o
the
z
x
end of its output, whereas the $write task does not. The $display task, when invoked without arguments, simply prints a newline character. A $write task supplied without parameters prints nothing at all.
.....w.....w......w......t.....e.....s.....t......b.....e.....n.....c.....h......i.....n
(Q
i
64)
o
e
i
What
o
is
q
the
r
e
difference
i
between
o
q
j
$display
r
e
and
i
$monitor?
Index
Functional Verification Questions
Functional Verification Questions 2
Test Your Systemverilog Skills 1
Test Your Systemverilog Skills 2
Test Your Systemverilog Skills 3
Test Your Systemverilog Skills 4
Test Your Sva Skills
Test Your Verilog Skills 1
Test Your Verilog Skills 2
Test Your Verilog Skills 3
Test Your Verilog Skills 4
Test Your Verilog Skills 5
Test Your Verilog Skills 6
Test Your Verilog Skills 7
Test Your Verilog Skills 8
Test Your Verilog Skills 9
Test Your Verilog Skills 10
Test Your Verilog Skills 11
Test Your Verilog Skills 12
Test Your Verilog Skills 13
Test Your Verilog Skills 14
Test Your Verilog Skills 15
Test Your Verilog Skills 16
Test Your Verilog Skills 17
Test Your Specman Skills 1
Test Your Specman Skills 2
Test Your Specman Skills 3
Test Your Specman Skills 4
Test Your Sta Skills 1
Test Your Sta Skills 2
Test Your Sta Skills 3
Test Your Sta Skills 4
Test Your Sta Skills 5
Test Your Sta Skills 6
Test Your Sta Skills 7
Test Your Dft Skills 1
Test Your Dft Skills 2
Test Your Dft Skills 3
Test Your Dft Skills 4
Test Your Uvm Ovm Skills
Report a Bug or Comment on This section
- Your input is what keeps Testbench.in improving with time!